

# **AMPAK**

# **AP625X**

## **Evaluation Kits**

### User manual

Version 1.0

**Revision History** 

Date	Revision Content	Revised By	Version
2018/09/10	Initial released	Harry	1.0



#### **1. AP625X Evaluation Board Introduction**

AP625X Evaluation board (EVB) likes as figure1. That is designed for IEEE802.11 a/b/g/n/ac 1x1 WLAN with integrated Bluetooth and FM application. It is subject to provide a convenient environment for customer's verification on Wi-Fi or Bluetooth function. There are many controller pins and reserved GPIO on Evaluation board which describes as below.




Figure 1. Top view of AP625X EVB

#### Interface highlights:

- 1. U1: AP625X SIP module.
- 2. J1: UART interface connects with UART transport board for BT measuring.
- 3. J2: Enable (H) or disable (L) Bluetooth and Wi-Fi function.
- 4. J6: VBAT / WL\_VIO / BT\_VIO for main system I/O power path.
- 5. J7: 5V DC mini USB input connector.
- 6. J8: Standard SDIO interfaces for Wi-Fi performance measured.
- 7. J11: WL\_VIO power path for 1V8 or 3V3 selection.

1



- 8. S1: SMA connector let RF signal in/out path, you could connect with RF cable or dipole antenna.
- 9. Ct1: WLAN and BT control pins, strongly recommended WL HWAKE(IRQ) connected to MCU.

#### 2. Wi-Fi function verification step

Wi-Fi SDIO: Using external pull up resistors depends on the SDIO supply voltage. For 1.8V, the resistance range is  $30K\Omega \sim 82K\Omega$ . For 3.3V, its range from 21  $K\Omega \sim 41 \text{ K}\Omega$  on the four data lines and the CMD line as the following circuitry.




Figure 2. Wi-Fi verification connection interface to Host SDIO

Hardware Setup:

- \*\* Refer to Figure2 SDIO pin definition connects the J8 interface of AP6XXX evaluation board to Host SDIO control interface.
- Using pull high resistors (R6, R7, R10, R28, R29) that resistance is 30Kohm for \* 1.8V or 3.3V VDDIO pull up voltage. (Pull high resistors are un-necessary if at verification phase.)
- \*\* Connects an external antenna at SMA connector on the evaluation board.
- \* Note to the VDDIO voltage level should be the same with GPIO voltage level of Host CPU. (VDDIO 3.3V or 1.8V selection by jump J11)

Wi-Fi software setup:

Please follow up software guideline of AMPAK official released.



#### 3. Bluetooth function verification step




Figure3. Bluetooth verification connection interface to Host UART

Hardware Setup:

- Refer to Figure3 UART pin definition connects the J1 interface of AP625X \* evaluation board to Host UART control interface.
- Connects an external antenna at SMA connector on the evaluation board. \*\*
- \*\* Note to the VDDIO voltage level should be the same as GPIO voltage level of Host CPU.

Wi-Fi and Bluetooth software setup:

Please follow up software guideline of AMPAK official released.